"Design of a 3-V 300-MHz low-power 8-b×8-b pipelined multiplier using ..."

Jinn-Shyan Wang, Po-Hui Yang, Duo Sheng (2000)

> Home

Details and statistics

DOI: 10.1109/4.839918

access: closed

type: Journal Article

metadata version: 2022-04-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/WangYS00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/WangYS00
Jinn-Shyan Wang, Po-Hui Yang, Duo Sheng:
Design of a 3-V 300-MHz low-power 8-b×8-b pipelined multiplier using pulse-triggered TSPC flip-flops. IEEE J. Solid State Circuits 35(4): 583-592 (2000)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.