"A Chip-Stacked Memory for On-Chip SRAM-Rich SoCs and Processors."

Hideaki Saito et al. (2010)

> Home

Details and statistics

DOI: 10.1109/JSSC.2009.2034078

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/SaitoNOYOISYM10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/SaitoNOYOISYM10
Hideaki Saito, Masayuki Nakajima, Takumi Okamoto, Yusuke Yamada, Akira Ohuchi, Noriyuki Iguchi, Toshitsugu Sakamoto, Koichi Yamaguchi, Masayuki Mizuno:
A Chip-Stacked Memory for On-Chip SRAM-Rich SoCs and Processors. IEEE J. Solid State Circuits 45(1): 15-22 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.