Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID"A 1-V 24-GHz 17.5-mW phase-locked loop in a 0.18-μm CMOS process."
Alan W. L. Ng et al. (2006)
- Alan W. L. Ng, Gerry C. T. Leung, Ka-Chun Kwok, Lincoln Lai Kan Leung, Howard C. Luong
:
A 1-V 24-GHz 17.5-mW phase-locked loop in a 0.18-μm CMOS process. IEEE J. Solid State Circuits 41(6): 1236-1244 (2006)
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2022-02-28 15:42 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
