"A 0.65-ns, 72-kb ECL-CMOS RAM macro for a 1-Mb SRAM."

Hiroalu Nambu et al. (1995)

Details and statistics

DOI: 10.1109/4.375971

access: closed

type: Journal Article

metadata version: 2023-05-05

a service of  Schloss Dagstuhl - Leibniz Center for Informatics