"A 40 Gb/s CMOS Serial-Link Receiver With Adaptive Equalization and ..."

Chih-Fan Liao, Shen-Iuan Liu (2008)

> Home

Details and statistics

DOI: 10.1109/JSSC.2008.2005535

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/LiaoL08a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LiaoL08a
Chih-Fan Liao, Shen-Iuan Liu:
A 40 Gb/s CMOS Serial-Link Receiver With Adaptive Equalization and Clock/Data Recovery. IEEE J. Solid State Circuits 43(11): 2492-2502 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.