"Circuit Design and Modeling Techniques for Enhancing the Clock-Data ..."

Dong Jiao, Jie Gu, Chris H. Kim (2010)

> Home

Details and statistics

DOI: 10.1109/JSSC.2010.2063931

access: closed

type: Journal Article

metadata version: 2021-03-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/JiaoGK10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/JiaoGK10
Dong Jiao, Jie Gu, Chris H. Kim:
Circuit Design and Modeling Techniques for Enhancing the Clock-Data Compensation Effect Under Resonant Supply Noise. IEEE J. Solid State Circuits 45(10): 2130-2141 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.