"8-Gb/s source-synchronous I/O link with adaptive receiver equalization, ..."

James E. Jaussi et al. (2005)

> Home

Details and statistics

DOI: 10.1109/JSSC.2004.838009

access: closed

type: Journal Article

metadata version: 2022-03-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/JaussiBJCMKSM05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/JaussiBJCMKSM05
James E. Jaussi, Ganesh Balamurugan, David R. Johnson, Bryan Casper, Aaron Martin, Joseph T. Kennedy, Naresh R. Shanbhag, Randy Mooney:
8-Gb/s source-synchronous I/O link with adaptive receiver equalization, offset cancellation, and clock de-skew. IEEE J. Solid State Circuits 40(1): 80-88 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.