"A CMOS mixed-signal clock and data recovery circuit for OIF CEI-6G+ ..."

Mike Yun He, John Poulton (2006)

> Home

Details and statistics

DOI: 10.1109/JSSC.2006.869792

access: closed

type: Journal Article

metadata version: 2021-10-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/HeP06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/HeP06
Mike Yun He, John Poulton:
A CMOS mixed-signal clock and data recovery circuit for OIF CEI-6G+ backplane transceiver. IEEE J. Solid State Circuits 41(3): 597-606 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.