"A 250-MHz 5-W PowerPC microprocessor with on-chip L2 cache controller."

Gianfranco Gerosa et al. (1997)

> Home

Details and statistics

DOI: 10.1109/4.641684

access: closed

type: Journal Article

metadata version: 2022-07-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/GerosaAACDKNNPR97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/GerosaAACDKNNPR97
Gianfranco Gerosa, Mike Alexander, Jose Alvarez, Cody Croxton, Michael D'Addeo, A. Richard Kennedy, Carmine Nicoletta, James P. Nissen, Ross Philip, Paul Reed, Hector Sanchez, Scott A. Taylor, Brad Burgess:
A 250-MHz 5-W PowerPC microprocessor with on-chip L2 cache controller. IEEE J. Solid State Circuits 32(11): 1635-1649 (1997)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.