"A 14 Bit 1 GS/s RF Sampling Pipelined ADC With Background Calibration."

Ahmed M. A. Ali et al. (2014)

> Home

Details and statistics

DOI: 10.1109/JSSC.2014.2361339

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/AliDBDPGSLBDJMMS14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/AliDBDPGSLBDJMMS14
Ahmed M. A. Ali, Hüseyin Dinc, Paritosh Bhoraskar, Christopher Dillon, Scott Puckett, Bryce Gray, Carroll Speir, Jonathan Lanford, Janet Brunsilius, Peter R. Derounian, Brad Jeffries, Ushma Mehta, Matthew McShea, Russell Stop:
A 14 Bit 1 GS/s RF Sampling Pipelined ADC With Background Calibration. IEEE J. Solid State Circuits 49(12): 2857-2867 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.