"An 8-ns random cycle embedded RAM macro with dual-port interleaved DRAM ..."

Yasuhiro Agata et al. (2000)

> Home

Details and statistics

DOI: 10.1109/4.881213

access: closed

type: Journal Article

metadata version: 2022-04-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/AgataMFSKKSHYTF00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/AgataMFSKKSHYTF00
Yasuhiro Agata, Kenji Motomochi, Yoshifumi Fukushima, Masanori Shirahama, Marefusa Kurumada, Naoki Kuroda, Hiroyuki Sadakata, Kohtaro Hayashi, Toshio Yamada, Kazunari Takahashi, Tsutomu Fujita:
An 8-ns random cycle embedded RAM macro with dual-port interleaved DRAM architecture (D²/RAM). IEEE J. Solid State Circuits 35(11): 1668-1672 (2000)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.