"VHDL generation from a timed extension of the formal description technique ..."

Carlos Delgado Kloos et al. (1993)

Details and statistics

DOI: 10.1016/0165-6074(93)90199-U

access: closed

type: Journal Article

metadata version: 2020-05-19

a service of  Schloss Dagstuhl - Leibniz Center for Informatics