"FPGA-assisted Design Space Exploration of Parameterized AI Accelerators: A ..."

Kashif Inayat et al. (2024)

> Home

Details and statistics

DOI: 10.1016/J.SYSARC.2024.103260

access: closed

type: Journal Article

metadata version: 2024-11-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jsa/InayatMMC24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/InayatMMC24
Kashif Inayat, Fahad Bin Muslim, Tayyeb Mahmood, Jaeyong Chung:
FPGA-assisted Design Space Exploration of Parameterized AI Accelerators: A Quickloop Approach. J. Syst. Archit. 155: 103260 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.