"Reconfigurable on-chip interconnection networks for high performance ..."

Masoud Oveis Gharan, Gul N. Khan (2020)

> Home

Details and statistics

DOI: 10.1016/J.SYSARC.2020.101711

access: closed

type: Journal Article

metadata version: 2020-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jsa/GharanK20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/GharanK20
Masoud Oveis Gharan, Gul N. Khan:
Reconfigurable on-chip interconnection networks for high performance embedded SoC design. J. Syst. Archit. 106: 101711 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.