"Real-time scheduling on heterogeneous system-on-chip architectures using ..."

Daniel Chillet et al. (2011)

> Home

Details and statistics

DOI: 10.1016/J.SYSARC.2011.01.004

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jsa/ChilletEPS11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/ChilletEPS11
Daniel Chillet, Antoine Eiche, Sébastien Pillement, Olivier Sentieys:
Real-time scheduling on heterogeneous system-on-chip architectures using an optimised artificial neural network. J. Syst. Archit. 57(4): 340-353 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.