"A 2 GSps, 8-Bit Folding and Interpolation ADC with Foreground Calibration ..."

Yi Zhang et al. (2017)
a service of Schloss Dagstuhl - Leibniz Center for Informatics