"Fast algorithms and VLSI architecture design for HEVC intra-mode decision."

Xiaofeng Huang et al. (2016)

> Home

Details and statistics

DOI: 10.1007/S11554-015-0549-8

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jrtip/HuangJCZLYX016
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jrtip/HuangJCZLYX016
Xiaofeng Huang, Huizhu Jia, Binbin Cai, Chuang Zhu, Jie Liu, Mingyuan Yang, Don Xie, Wen Gao:
Fast algorithms and VLSI architecture design for HEVC intra-mode decision. J. Real Time Image Process. 12(2): 285-302 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.