Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"FPGA Implementation of a LDPC Decoder using a Reduced Complexity Message ..."

Vikram Arkalgud Chandrasetty, Syed Mahfuzul Aziz (2011)

> Home

Details and statistics

DOI: 10.4304/JNW.6.1.36-45

access: closed

type: Journal Article

metadata version: 2020-09-15

- view
  - electronic edition via DOI (archived)
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jnw/ChandrasettyA11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jnw/ChandrasettyA11
Vikram Arkalgud Chandrasetty, Syed Mahfuzul Aziz:
FPGA Implementation of a LDPC Decoder using a Reduced Complexity Message Passing Algorithm. J. Networks 6(1): 36-45 (2011)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.