"High-Level Synthesis for Minimum-Area Low-Power Clock Gating."

Shih-Hsu Huang, Wen-Pin Tu, Bing-Hung Li (2012)

> Home

Details and statistics

DOI: —

access: closed

type: Journal Article

metadata version: 2021-07-16

- view
  - electronic edition @ sinica.edu.tw (archived)
- export record
  dblp key:
  - journals/jise/HuangTL12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jise/HuangTL12
Shih-Hsu Huang, Wen-Pin Tu, Bing-Hung Li:
High-Level Synthesis for Minimum-Area Low-Power Clock Gating. J. Inf. Sci. Eng. 28(5): 971-988 (2012)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.