"Design of Instruction Address Queue for High Degree X86 Superscalar ..."

Jih-Ching Chiu, Michael Jin-Yi Wang, Chung-Ping Chung (2002)

> Home

Details and statistics

DOI: —

access: closed

type: Journal Article

metadata version: 2021-07-16

- view
  - electronic edition @ sinica.edu.tw (archived)
- export record
  dblp key:
  - journals/jise/ChiuWC02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jise/ChiuWC02
Jih-Ching Chiu, Michael Jin-Yi Wang, Chung-Ping Chung:
Design of Instruction Address Queue for High Degree X86 Superscalar Architecture. J. Inf. Sci. Eng. 18(3): 393-409 (2002)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.