"Design of An Integrated Parallel Processing System with Systolic VLSI Chips."

Wen-Tsuen Chen et al. (1991)

> Home

Details and statistics

DOI: —

access: closed

type: Journal Article

metadata version: 2021-07-16

- view
  - electronic edition @ sinica.edu.tw (archived)
- export record
  dblp key:
  - journals/jise/ChenWLHYHL91
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jise/ChenWLHYHL91
Wen-Tsuen Chen, Jia-Shung Wang, Chia-Cheng Liu, Shi-Jinn Horng, Chang-Biau Yang, Ruey-Zone Huang, Bern-Cherng Liaw:
Design of An Integrated Parallel Processing System with Systolic VLSI Chips. J. Inf. Sci. Eng. 7(2): 217-235 (1991)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.