"High-Performance VLSI Architecture of H.264/AVC CAVLD by Parallel ..."

Jongwoo Bae, Jinsoo Cho (2013)

> Home

Details and statistics

DOI: —

access: closed

type: Journal Article

metadata version: 2021-07-16

- view
  - electronic edition @ sinica.edu.tw (archived)
- export record
  dblp key:
  - journals/jise/BaeC13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jise/BaeC13
Jongwoo Bae, Jinsoo Cho:
High-Performance VLSI Architecture of H.264/AVC CAVLD by Parallel Run_before Estimation Algorithm. J. Inf. Sci. Eng. 29(3): 595-605 (2013)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.