![](https://dblp1.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp1.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp1.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
default search action
"Hardware Efficient Architecture with Variable Block Size for Motion ..."
Nehal N. Shah, Harikrishna Singapuri, Upena D. Dalal (2016)
- Nehal N. Shah
, Harikrishna Singapuri, Upena D. Dalal:
Hardware Efficient Architecture with Variable Block Size for Motion Estimation. J. Electr. Comput. Eng. 2016: 5091519:1-5091519:11 (2016)
![](https://dblp1.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.