"A maximum time difference pipelined arithmetic unit based on CMOS gate array."

Zhimin Tang, Peisu Xia (1995)

> Home

Details and statistics

DOI: 10.1007/BF02948419

access: closed

type: Journal Article

metadata version: 2017-05-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcst/TangX95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcst/TangX95
Zhimin Tang, Peisu Xia:
A maximum time difference pipelined arithmetic unit based on CMOS gate array. J. Comput. Sci. Technol. 10(2): 97-103 (1995)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.