"Design and Analysis of Low Power and High-Speed Dynamic Comparator with ..."

Anurag Yadav, Subodh Wairya (2024)

> Home

Details and statistics

DOI: 10.1142/S0218126624501986

access: closed

type: Journal Article

metadata version: 2024-09-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/YadavW24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/YadavW24
Anurag Yadav, Subodh Wairya:
Design and Analysis of Low Power and High-Speed Dynamic Comparator with Transconductance Enhanced in Latching Stage for ADC Application. J. Circuits Syst. Comput. 33(11): 2450198:1-2450198:22 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.