Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Improved Time-Multiplexed FPGA Architecture and Algorithm for Minimizing ..."

Chi-Chou Kao, Yen-Tai Lai (2013)

> Home

Details and statistics

DOI: 10.1142/S0218126613500333

access: closed

type: Journal Article

metadata version: 2020-08-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/KaoL13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/KaoL13
Chi-Chou Kao, Yen-Tai Lai:
Improved Time-Multiplexed FPGA Architecture and Algorithm for Minimizing Communication Cost Designs. J. Circuits Syst. Comput. 22(5) (2013)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.