Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Designs of High-Speed Triple-Node-Upset Hardened Latch Based on ..."

Zhengfeng Huang et al. (2024)

> Home

Details and statistics

DOI: 10.1142/S0218126624500920

access: closed

type: Journal Article

metadata version: 2024-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/HuangZALNSY24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/HuangZALNSY24
Zhengfeng Huang, Yan Zhang, Lei Ai, Huaguo Liang, Tianming Ni, Tai Song, Aibin Yan:
Designs of High-Speed Triple-Node-Upset Hardened Latch Based on Dual-Modular-Redundancy. J. Circuits Syst. Comput. 33(5): 2450092:1-2450092:25 (2024)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.