![](https://dblp1.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp1.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp1.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
default search action
"Unified Technique for on-Line Testing of Digital Circuits: Delay and ..."
Santosh Biswas et al. (2008)
- Santosh Biswas, Siddhartha Mukhopadhyay, Amit Patra, Dipankar Sarkar:
Unified Technique for on-Line Testing of Digital Circuits: Delay and Stuck-at Fault Models. J. Circuits Syst. Comput. 17(6): 1069-1089 (2008)
![](https://dblp1.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.