"Optimizing two-phase, level-clocked circuitry."

Alexander T. Ishii, Charles E. Leiserson, Marios C. Papaefthymiou (1997)

> Home

Details and statistics

DOI: 10.1145/256292.256301

access: closed

type: Journal Article

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jacm/IshiiLP97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jacm/IshiiLP97
Alexander T. Ishii, Charles E. Leiserson, Marios C. Papaefthymiou:
Optimizing two-phase, level-clocked circuitry. J. ACM 44(1): 148-199 (1997)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.