"The Complexity of Minimizing Wire Lengths in VLSI Layouts."

Sandeep N. Bhatt, Stavros S. Cosmadakis (1987)

> Home

Details and statistics

DOI: 10.1016/0020-0190(87)90173-6

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ipl/BhattC87
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ipl/BhattC87
Sandeep N. Bhatt, Stavros S. Cosmadakis:
The Complexity of Minimizing Wire Lengths in VLSI Layouts. Inf. Process. Lett. 25(4): 263-267 (1987)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.