Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Design of synthesizable period-jitter sensor IP with high power reduction ..."

Jinn-Shyan Wang, Yu-Hsuan Kuo (2024)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2024.102207

access: closed

type: Journal Article

metadata version: 2024-07-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/WangK24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/WangK24
Jinn-Shyan Wang, Yu-Hsuan Kuo:
Design of synthesizable period-jitter sensor IP with high power reduction and variation resiliency. Integr. 97: 102207 (2024)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.