"Integrating error correction and detection techniques in RISC-V processor ..."

Aswin Sreekumar, Bolupadra Sai Shankar, B. Naresh Kumar Reddy (2025)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2024.102282

access: closed

type: Journal Article

metadata version: 2024-10-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/SreekumarSR25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/SreekumarSR25
Aswin Sreekumar, Bolupadra Sai Shankar, B. Naresh Kumar Reddy:
Integrating error correction and detection techniques in RISC-V processor microarchitecture for enhanced reliability. Integr. 100: 102282 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.