"An area-efficient timing closure technique for FPGAs using Shannon's ..."

Deshanand P. Singh, Stephen Dean Brown (2007)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2006.02.009

access: closed

type: Journal Article

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/SinghB07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/SinghB07
Deshanand P. Singh, Stephen Dean Brown:
An area-efficient timing closure technique for FPGAs using Shannon's expansion. Integr. 40(2): 167-173 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.