"Crosstalk fault modeling in defective pair of interconnects."

Ajoy Kumar Palit, Kishore K. Duganapalli, Walter Anheier (2008)

Details and statistics

DOI: 10.1016/J.VLSI.2007.04.005

access: closed

type: Journal Article

metadata version: 2020-02-20

a service of  Schloss Dagstuhl - Leibniz Center for Informatics