"An area-efficient path memory structure for VLSI implementation of high ..."

Erik Paaske, Steen Pedersen, Jens Sparsø (1991)

> Home

Details and statistics

DOI: 10.1016/0167-9260(91)90043-K

access: closed

type: Journal Article

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/PaaskePS91
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/PaaskePS91
Erik Paaske, Steen Pedersen, Jens Sparsø:
An area-efficient path memory structure for VLSI implementation of high speed Viterbi decoders. Integr. 12(1): 79-91 (1991)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.