"VeriIntel2C: Abstracting RTL to C to maximize High-Level Synthesis ..."

Anushree Mahapatra, Benjamin Carrión Schäfer (2019)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2018.03.011

access: closed

type: Journal Article

metadata version: 2020-02-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/MahapatraS19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/MahapatraS19
Anushree Mahapatra, Benjamin Carrión Schäfer:
VeriIntel2C: Abstracting RTL to C to maximize High-Level Synthesis Design Space Exploration. Integr. 64: 1-12 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.