"A new clock network synthesizer for modern VLSI designs."

Jingwei Lu, Wing-Kai Chow, Chiu-Wing Sham (2012)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2011.11.001

access: closed

type: Journal Article

metadata version: 2020-02-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/LuCS12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/LuCS12
Jingwei Lu, Wing-Kai Chow, Chiu-Wing Sham:
A new clock network synthesizer for modern VLSI designs. Integr. 45(2): 121-131 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.