"Design and analysis of a 32 nm PVT tolerant CMOS SRAM cell for low leakage ..."

Sheng Lin, Yong-Bin Kim, Fabrizio Lombardi (2010)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2010.01.003

access: closed

type: Journal Article

metadata version: 2022-06-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/LinKL10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/LinKL10
Sheng Lin, Yong-Bin Kim, Fabrizio Lombardi:
Design and analysis of a 32 nm PVT tolerant CMOS SRAM cell for low leakage and high stability. Integr. 43(2): 176-187 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.