"A 10 GHz 4: 1 MUX and 1: 4 DEMUX implemented by a Gigahertz SiGe FPGA for ..."

Jong-Ru Guo et al. (2005)

Details and statistics

DOI: 10.1016/J.VLSI.2004.07.005

access: closed

type: Journal Article

metadata version: 2024-02-29

a service of  Schloss Dagstuhl - Leibniz Center for Informatics