"FPGA Implementation of Reconfigurable Finite State Machine with Input ..."

Nitish Das, P. Aruna Priya (2018)

> Home

Details and statistics

DOI: 10.1155/2018/6831901

access: open

type: Journal Article

metadata version: 2020-04-02

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/ijrc/DasP18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijrc/DasP18
Nitish Das, P. Aruna Priya:
FPGA Implementation of Reconfigurable Finite State Machine with Input Multiplexing Architecture Using Hungarian Method. Int. J. Reconfigurable Comput. 2018: 6831901:1-6831901:15 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.