Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"A generic FPGA-based hardware architecture for recursive least mean ..."

Hui Huang et al. (2021)

> Home

Details and statistics

DOI: 10.1016/J.NEUCOM.2021.05.069

access: closed

type: Journal Article

metadata version: 2021-08-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijon/HuangYRD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijon/HuangYRD21
Hui Huang, Jing Yang, Hai-Jun Rong, Shaoyi Du:
A generic FPGA-based hardware architecture for recursive least mean p-power extreme learning machine. Neurocomputing 456: 421-435 (2021)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.