"An Accelerated Variable Stage Size Carry Skip Adder Realization Using 1S1R ..."

U. Dilna, S. N. Prasad (2024)

> Home

Details and statistics

DOI: 10.1142/S0219622023500414

access: closed

type: Journal Article

metadata version: 2024-09-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijitdm/DilnaP24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijitdm/DilnaP24
U. Dilna, S. N. Prasad:
An Accelerated Variable Stage Size Carry Skip Adder Realization Using 1S1R Resistive Memory. Int. J. Inf. Technol. Decis. Mak. 23(3): 1335-1365 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.