"Dynamic partially reconfigurable architecture for fast Fourier transform ..."

Hung-Lin Chao et al. (2014)

> Home

Details and statistics

DOI: 10.1504/IJES.2014.063818

access: closed

type: Journal Article

metadata version: 2020-09-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijes/ChaoWPLSH14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijes/ChaoWPLSH14
Hung-Lin Chao, Cheng-Chien Wu, Chun-Yang Peng, Chun-Hsien Lu, Jih-Sheng Shen, Pao-Ann Hsiung:
Dynamic partially reconfigurable architecture for fast Fourier transform computation. Int. J. Embed. Syst. 6(2/3): 207-215 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.