Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Noise-tolerant dynamic CMOS circuits design by using true single-phase ..."

I-Chyn Wey et al. (2015)

> Home

Details and statistics

DOI: 10.1002/CTA.1976

access: closed

type: Journal Article

metadata version: 2020-05-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijcta/WeyCLC15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijcta/WeyCLC15
I-Chyn Wey, Chun-Wei Chang, Yu-Cheng Liao, Heng-Jui Chou:
Noise-tolerant dynamic CMOS circuits design by using true single-phase clock latching technique. Int. J. Circuit Theory Appl. 43(7): 854-865 (2015)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.