default search action
"Power-aware high level evaluation model of interconnect length of on-chip ..."
Xiaojun Wang et al. (2018)
- Xiaojun Wang, Feng Shi, Yizhuo Wang, Hong Zhang, Xu Chen, Wen-Fei Fu:
Power-aware high level evaluation model of interconnect length of on-chip memory network topology. Int. J. Comput. Sci. Eng. 17(4): 422-431 (2018)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.