"Design and FPGA Implementation of a Universal Chaotic Signal Generator ..."

Mo Qiu et al. (2017)

> Home

Details and statistics

DOI: 10.1142/S0218127417500407

access: closed

type: Journal Article

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijbc/QiuYWLHL17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijbc/QiuYWLHL17
Mo Qiu, Simin Yu, Yuqiong Wen, Jinhu Lü, Jianbin He, Zhuosheng Lin:
Design and FPGA Implementation of a Universal Chaotic Signal Generator Based on the Verilog HDL Fixed-Point Algorithm and State Machine Control. Int. J. Bifurc. Chaos 27(3): 1750040:1-1750040:15 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.