Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Reconfigurable wrapper architecture for UART CORE testing using FSM approach."

K. Chakrapani, P. Neelamegam (2015)

> Home

Details and statistics

DOI: 10.1504/IJAIP.2015.073713

access: closed

type: Journal Article

metadata version: 2020-04-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijaip/ChakrapaniN15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijaip/ChakrapaniN15
K. Chakrapani, P. Neelamegam:
Reconfigurable wrapper architecture for UART CORE testing using FSM approach. Int. J. Adv. Intell. Paradigms 7(3/4): 326-341 (2015)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.