"Sleep Transistor Sizing Method Using Accurate Delay Estimation Considering ..."

Seidai Takeda et al. (2011)

> Home

Details and statistics

DOI: 10.1587/TRANSFUN.E94.A.2499

access: closed

type: Journal Article

metadata version: 2024-03-22

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/TakedaKNU11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/TakedaKNU11
Seidai Takeda, Kyundong Kim, Hiroshi Nakamura, Kimiyoshi Usami:
Sleep Transistor Sizing Method Using Accurate Delay Estimation Considering Input Vector Pattern and Non-linear Current Model. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 94-A(12): 2499-2509 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.