"A 12-bit 1.25MS/s Area-Efficient Radix-Value Self-Estimated Non-Binary ..."

Hao San et al. (2017)

> Home

Details and statistics

DOI: 10.1587/TRANSFUN.E100.A.534

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/SanSHMA17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/SanSHMA17
Hao San, Rompei Sugawara, Masao Hotta, Tatsuji Matsuura, Kazuyuki Aihara:
A 12-bit 1.25MS/s Area-Efficient Radix-Value Self-Estimated Non-Binary Cyclic ADC with Relaxed Requirements on Analog Components. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 100-A(2): 534-540 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.