"Navigating Register Placement for Low Power Clock Network Design."

Yongqiang Lu et al. (2005)

Details and statistics

DOI: 10.1093/IETFEC/E88-A.12.3405

access: closed

type: Journal Article

metadata version: 2024-02-07

a service of  Schloss Dagstuhl - Leibniz Center for Informatics